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Figure 1 Modified Fabricating Method 
A fabricating process to improve the size ratio and 
shape factor of the base region of self-isolating transis-
tor arrays is being developed. 
Figures 1 and 2 illustrate the primary distinctions 
between the standard and the modified processing 
methods. The fabricating technique shown in Figure 1 
results in a larger base region, Cb is increased, a 
graded base region becomes available, and the base 
region shape is more nearly optimum for vertical tran-
sistor action. The process also minimizes lateral
transistor action, reduces surface recombination 
effects, and reduces the effects of up-diffusion of 
collector sub-diffusion. 
The basic processing steps in the modified method 
are: 
(I) Substrate preparation 
(2) Collector sub-diffusion 
(3) Epitaxial layer growth 
(4) *Collector isolation-diffusions 
(5) * Base enhancement diffusions
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(6) Emitter diffusion 
(7) Aluminum interconnect deposition 
(8) Testing and packaging 
*Note: These two steps constitute the self-isolation 
process. 
Notes: 
I. This development has application to the transistor 
manufacturing industry. 
2. This development is in the conceptual stage only, 
and as of date of publication of this Tech Brief, 
neither a model nor a prototype has been con-
structed.
Very narrow surface separation 
between collector and emitter 
enhances surface recombination
3. Requests for further information may be directed 
to:
Technology Utilization Officer 
Marshall Space Flight Center 
Huntsville, Alabama 35812 
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Low volume, uniform, non-graded base region 
results in low B's and generally poor 
overall device performance.
. 
Serious out-diffusion of collector sub-diffusion 
which caises frequent collector-to-emitter shorts. 
Figure 2. Standard Fabricating Method
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